Class: RTL::Printer

Inherits:
Object
  • Object
show all
Defined in:
lib/rtl/printer.rb

Instance Method Summary collapse

Instance Method Details



7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
 
# File 'lib/rtl/printer.rb', line 7

def print circuit
  dot=Code.new
  dot << "digraph G {"
  dot.indent=2
  dot << "graph [rankdir = LR];"
  circuit.components.each do |comp|
    inputs_dot ="{"+comp.ports[:in].collect{|e| "<#{e.name}>#{e.name}"}.join("|")+"}"
    outputs_dot="{"+comp.ports[:out].collect{|e| "<#{e.name}>#{e.name}"}.join("|")+"}"
    color=circuit.color
    dot << "#{comp.iname}[ shape=record; style=filled ; color=#{color} ; label=\"{ #{inputs_dot}| #{comp.name} | #{outputs_dot} }\"];"
  end
  circuit.ports[:in].each do |p|
    dot << "#{p.name}[shape=cds label=\"#{p.name}\"];"
  end
  circuit.ports[:out].each do |p|
    dot << "#{p.name}[shape=cds label=\"#{p.name}\"];"
  end
  circuit.signals.each do |sig|
    dot << "#{sig.name}[shape=point ; xlabel=\"#{sig.name}\"]; /* sig */"
  end
  circuit.ports[:in].each do |source|
    source.fanout.each do |wire|
      source_name=source.name
      sink=wire.sink
      sink_name=sink.name
      if sink.circuit!=circuit
        sink_name="#{sink.circuit.iname}:#{sink_name}"
      end
      wire_name=wire.name if $verbose
      dot << "#{source_name} -> #{sink_name} [label=\"#{wire_name}\"]/* pin */"
    end
  end
  circuit.signals.each do |sig|
    sig.fanout.each do |wire|
      source_name=sig.name
      sink  =wire.sink
      sink_name=sink.name
      if sink.circuit!=circuit
        sink_name="#{sink.circuit.iname}:#{sink_name}"
      end
      wire_name=wire.name if $verbose
      dot << "#{source_name} -> #{sink_name} [label=\"#{wire_name}\"] /* sig */"
    end
  end

  circuit.components.each do |c|
    c.ports[:out].each do |p|
      p.fanout.each do |wire| #pin
        pout=wire.sink
        c=pout.circuit==circuit ? "#{pout.name}" : "#{pout.circuit.iname}:#{pout.name}"
        if c!=p.circuit.iname+":"+p.name
          wire_name=wire.name if $verbose
          dot << "#{p.circuit.iname}:#{p.name} -> #{c}[label=\"#{wire_name}\"]; /* tag3 */"
        end
      end
    end
  end
  dot.indent=0
  dot << "}"
  dot.save_as "#{circuit.name}.dot",verbose=false
end

#print_svg(circuit) ⇒ Object 



69
70
71
72
73
74
75
76
77
78
79
80
 
# File 'lib/rtl/printer.rb', line 69

def print_svg circuit
  svg=Code.new
  svg << "{"
  svg.indent=2
  svg << "creator: \"RTL::printer version #{version}\","
  svg << "modules: "
  svg.indent=4
  svg.indent=2
  svg.indent=0
  svg << "}"
  svg
end